Abstract-Simulation is a popular approach to obtain objective performance indicators on platforms that are not at one's disposal. It may help the dimensioning of compute clusters in large computing centers. In a previous work, we proposed a framework for the off-line simulation of MPI applications. Its main originality with regard to the literature is to rely on time-independent execution traces. This allows us to completely decouple the acquisition process from the actual replay of the traces in a simulation context. Then we are able to acquire traces for large application instances without being limited to an execution on a single compute cluster. Finally our framework is built on top of a scalable, fast, and validated simulation kernel.
Abstract-Simulation is a popular approach to obtain objective performance indicators on platforms that are not at one's disposal. It may help the dimensioning of compute clusters in large computing centers. In a previous work, we proposed a framework for the off-line simulation of MPI applications. Its main originality with regard to the literature is to rely on time-independent execution traces. This allows us to completely decouple the acquisition process from the actual replay of the traces in a simulation context. Then we are able to acquire traces for large application instances without being limited to an execution on a single compute cluster. Finally our framework is built on top of a scalable, fast, and validated simulation kernel.
In this paper, we detail the performance issues that we encountered with the first implementation of our trace replay framework. We propose several modifications to address these issues and analyze their impact. Results show a clear improvement on the accuracy and efficiency with regard to the initial implementation.
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I. INTRODUCTION
Understanding the performance and behavior of parallel applications relying on the Message Passing Interface (MPI) on various compute infrastructures is a main concern for many developers. Many tools exist, such as TAU [1] , Scalasca [2] , or the joint effort on SCORE-P [3] , that provide strong analysis methods based on profiling to detect performance bottlenecks.
Simulation is another popular approach for predicting the performance of an application. When a platform is yet to be specified and purchased, simulations can be used to determine a cost-effective hardware configuration appropriate for the expected application workload. Conversely, simulations can also be used to study the performance behavior of an application by varying the hardware characteristics of an hypothetical platform. In a classroom setting, students without access to a parallel platform could execute applications in simulation on a single node as a way to learn the principles of parallel programming and high-performance computing. Simulation of an application on a platform may also be useful even when the platform is available. For instance, the simulation may bypass actual computations performed by the application, and only simulate the corresponding delays of these computations. In this case the simulated application produces erroneous results, but its performance behavior may be preserved. It is then possible to conduct development activities for performance tuning in simulation only on a small-scale platform, thereby saving time when compared to real executions on a largescale platform. Furthermore, access to large-scale platforms is typically costly (possible access charges to the user, electrical power consumption). The use of simulation can thus not only save time but also money and resources.
Many simulation frameworks have been proposed over the last decade. They fall into two categories: on-line simulation, also called simulation via direct execution, and off-line simulation, also called post-mortem simulation. In on-line simulation the application is executed but part of the execution takes place within a simulation component. In off-line simulation a trace of a previous execution of the application is "replayed" on a simulated platform. Most of the existing tools in this category rely on timed traces, i.e., each traced event is associated to a time-stamp. This approach creates a tight link between the trace and the set of machines used to produce it. This link is a clear limit to the applicability of the off-line approach. In [4] we proposed a first prototype of a framework that breaks this link by getting rid of the time-stamps. This greater flexibility related to the acquisition of traces comes with some issues of its own. Some were highlighted by the experiments conducted in [4] . First, the acquisition of the traces is sometimes timeconsuming and may, in very specific cases, be close to the execution time of the application itself. Then, as our framework relies solely on volumes and not on time-stamps, it requires a very accurate measure of hardware counter values, and a minimal impact of the instrumentation. We noted a certain discrepancy of the measured number of instructions in our first implementation that may hinder the quality of the simulation results. Finally, while the accuracy of the simulations is very good for either compute or communication intensive applications, it was not the case for applications that alternate computations and communications. This paper is organized as follows. In Section II we detail the issues raised by the first prototype of our offline simulation framework based on Time-Independent Traces. In Section III we present the different modifications of the framework aiming at addressing these issues. The impact of the proposed modifications is analyzed in Section IV. We review related work in Section V. Finally, we draw some conclusions and detail future work directions in Section VI.
II. IDENTIFYING THE ISSUES
In this section, we analyze the performance of our TimeIndependent Trace replay framework. We detail the different issues that raised in the evaluation section of [4] . We reproduce experiments conducted on the same compute cluster, called bordereau, that comprises 93 2.6 GHz Dual-Proc, Dual-Core AMD Opteron 2218 nodes interconnected through a single 10 Gigabit switch. Each core has a L2 cache of 1 MB. As this cluster is now aging and prone to failures and suspect behaviors, we complement this study with results obtained on a more recent cluster, called graphene, that comprises 144 2.53GHz Quad-Core Intel Xeon x3440 nodes. The L2 cache owned by each core is two times larger than on the bordereau cluster. The nodes are scattered across four cabinets, and interconnected by a hierarchy of 10 Gigabit switches.
A. Instrumentation Time Overhead
In our first implementation of a Time-Independent Trace replay framework, we relied on the TAU profiling tool [1] and its Program Database toolkit (PDT) [5] to trace the execution of an MPI application. We also took advantage of the selective instrumentation feature offered by TAU to focus on specific parts of the studied application. Using such tools was very convenient as the instrumentation is done automatically. However, the studied application is instrumented at a very fine grain. This may lead to a non-negligible overhead on the execution time as shown in [4] . Basically, this overhead is the difference between the respective execution times of an application with and without instrumentation. As identified in [6] , this overhead has different sources, e.g., intrusion of the measurement mechanisms, building the complete call path of the application, and flushing the trace on disk.
In [4] , we measured an overhead ranging from 4.1% to 39.5%, depending on the problem instance, for the execution of a LU factorization. The largest value was observed for small problem sizes executed on a large number of compute resources. While this overhead remains acceptable as traces are acquired once to be replayed multiple times, we aim at reducing it as much as possible. On the graphene cluster, this overhead ranges from 9.8% to 25.5% in similar conditions. For 128 processes, the overhead increases up to 37.9%.
B. Impact of Instrumentation on Hardware Counters Values
A second issue is related to the impact of the instrumentation on the values of the hardware performance counters used to produce a Time-Independent Trace. In our work, we use the total number of instructions executed by the studied application. Adding instrumentation probes may increase this value and then impact the accuracy of a simulation based on the produced trace. To measure the impact of a fine grain instrumentation such as the one made by TAU, we perform the following simple experiment. We execute two versions of the same application, namely the LU factorization, on the same compute cluster. The first version is fully instrumented using TAU. In the second version, we just insert calls to get the value of the hardware performance counter that measures the number of executed instructions at the beginning and end of the studied section of the code. Figure 1 shows the distribution across processes of the relative difference in terms of measured numbers of executed instructions between fine and coarse grain instrumented versions of various instances of the LU factorization. The comparison between the two executions is done on a per-process basis. Moreover, we ran ten runs of each version and display the average values. The average number of instructions per process measured with the coarse grain instrumentation is 1.70e11 for the smallest instance (B-8) while it is 8.87e10 for the largest instance (C-64).These results were obtained on the bordereau cluster. With the exception of instance B-64, we see that the fine grain instrumentation leads to an increase of the measured number of instructions of around 10-13%. As our TimeIndependent Traces are directly using these numbers of instructions, such an increase will have a negative impact on the accuracy of the simulation. In other words, it will likely simulate something closer to the instrumented version than the original application. The discrepancy becomes even worse when communications start to prevail. This is the case with the B-64 instance in which the balance between computation and computation changes due to data distribution. Figure 2 presents similar results but obtained on the more recent graphene cluster. For instances that involve between 8 and 64 processes, we note a similar discrepancy on this cluster to the one observed on the bordereau cluster. It ranges from 11 to 16%. However, we observe a clear increase of the discrepancy as the number of processes grows for Class B instances. For 128 processes, it raises up to 23%. It can easily be explained as, for such an instance, the rather small input data is highly distributed. Each process thus only has a really small amount of data to compute on and is more impacted by the instrumentation.
C. Calibration and Cache Usage
An essential step to make accurate performance predictions through trace replay is the calibration of the simulation frame- work. There, it consists in determining the rate at which a CPU can process instructions and the latency and bandwidth of communication links. Such a calibration strongly depends on both application and execution environment.
In our first implementation, we chose to do the calibration based on the execution of a small instance of the studied application. More precisely, we consider the A-4 instance to calibrate our tool for the simulation of larger instances of the LU factorization. The problem there is that the A-4 instance is small enough to have all data stored in the L2 cache. Then it does not allow us to capture the worse performance achieved by instances for which the data distribution leads to data movements between L2 cache and main memory.
The instruction rate being the most important parameter to achieve accurate simulated executions, a more complex calibration step should be defined to better take cache usage into account.
D. Accuracy of the Simulated Execution
In the evaluation conducted in [4] , we compared the execution time of various instances of the LU factorization to the simulated time obtained by replaying Time-Independent Traces (see Fig. 8 in [4] ). For such an application composed of millions of interleaved computation and communication actions, the accuracy of the simulated replay was not as good as expected. Figure 3 shows the evolution of the relative error between the time to compute a LU factorization and its simulated counterpart when the number of involved processes vary. We see that the inaccuracy of the simulated version is not stable, but increases rather linearly with the number of processes. Moreover, our tool underestimates the execution time for small number of processes, i.e., when each process owns a larger share of data, and then overestimates the execution as the number of processes grows.
This inaccuracy may have different origins related either to computations or communications. For instance it may come from the discrepancy of the measured number of instructions that we just mentioned. Indeed this discrepancy directly impacts the calibration of the replay tool that determines the rate at which each machine can process instructions. Among other potential sources, we assume that every part of the application can be processed at the same rate while it may not be the case for some applications, due to cache affinity for instance. However, the general trend shown by Figure 3 seems to indicate that the main source of inaccuracy comes from a bad estimation of communication times. To confirm this impression, we made simulations in which each compute action was replaced by a delay that corresponds exactly to the time spent for this compute part during the trace acquisition. The obtained results, in which computations are thus perfectly simulated, show a similar trend. The most probable source might then be that the LU factorization, as implemented in the NAS Parallel Benchmark suite, implies a lot of small messages (less than 64 KiB). Then most of the point-to-point communications use the eager mode of MPI in which the sender copies the data directly into the memory of the receiver without having to wait for it to post the corresponding receive. This particular communication protocol was implemented in a too simple way, based on asynchronous communications in the first implementation of our framework. As the number of small messages increases with the number of involved processes, small inaccuracies tend to accumulate and lead to a large overall relative error.
III. ADDRESSING THE ISSUES
In the previous section we have highlighted four issues that all affect the performance and the quality of our off-line simulation framework. We detail hereafter four approaches to address these issues. The first improvement is external to our framework, i.e., leveraging compiler optimizations. The other three imply modifications of the first implementation presented in [4] , i.e., reducing the intrusiveness of the instrumentation, changing the simulation back-end to better simulate communications, and improving the calibration procedure.
A. Compiler Optimizations
In the experiments conducted in [4] , we compiled and used the NAS Parallel Benchmark as they are provided on the netlib repository. It occurs that, by default, these benchmarks do not exploit optimizations offered by compilers. Then the first straightforward modification we made to our trace acquisition procedure is to activate such compiler optimizations, typically by using the -O3 flag. Turning on an optimization flag makes the compiler attempt to improve the performance and/or code size at the expense of compilation time. Among the optimizations that may help to reduce the discrepancy in the measured number of instructions are the loop unrolling, vectorization, and function inlining.
B. Less Intrusive Instrumentation Method
As stated in Section II-A, the default instrumentation provided by TAU leads to some execution time overhead. This overhead mainly comes from the instrumentation of various functions that do no include any MPI call and are called within loops. While this information may be useful to users aiming at identifying performance bottlenecks in their application, it is useless to our specific usage of the produced traces. Indeed, the only information required by our Time-Independent Trace replay framework are: (i) the volume of computation, in number of instructions executed between two MPI calls; (ii) the name and parameters of each MPI call; and (iii) the volume of data transferred by each communication operation. This is illustrated by the trace snippet below. The selective instrumentation feature provided by TAU offers us a way to obtain all this required information, and only it. Then we modified our instrumentation method as follows. First we create a file, named exclude.pdt, in which we indicate to TAU the list of source files that have to be excluded from the detailed instrumentation. Actually, we exclude all the source files using the special character ' * '.
BEGIN_FILE_EXCLUDE_LIST * END_FILE_EXCLUDE_LIST
Then, we add the following option to the command line to take this exclusion file into account.
-optTauSelectFile=/path/exclude.pdt Thanks to this straightforward modification, the instrumentation becomes minimal with regard to our specific needs. Indeed the performance hardware counter that measures the number of executed instructions will be triggered only when entering and exiting MPI functions. All the information related to MPI calls, i.e., id of the process that calls this function and the function name and calling parameters, are traced exactly as in the previous implementation.
We expect this simple modification to have an impact on both the execution time overhead and the discrepancy of measured numbers of instructions between non-instrumented and instrumented versions of an application.
C. Simulation Back-end
Our simulation framework is tightly connected to the SIMGrid project [7] that provides core functionalities for the simulation of distributed applications in heterogeneous distributed environments. SIMGrid relies on a scalable and extensible simulation engine and offers several user APIs. Our first implementation was based on the MSG API that was designed to implement simulators using Concurrent Sequential Processes (CSP). This choice forced us to mimic the behavior of MPI primitives, e.g., collectives operations or protocols depending on the message size, with crude simplifications. Moreover it decouples this effort on the off-line simulation of MPI applications to that on on-line simulation also taking place within the SIMGrid project.
In [8] , we proposed a new simulator, SMPI, for the online approach. It is, as the present off-line approach, built on top of the simulation kernel of the SIMGrid toolkit and thus also benefits of its fast, scalable, and validated network models. A salient property of SMPI is its capacity to simulate MPI applications on a single node. SMPI also extends the existing network models of SIMGrid with an original piece-wise linear model to take into account the specifics of the cluster interconnect. Indeed, most MPI simulators use the standard affine model defined by latency and bandwidth parameters. In this model the time to transfer a message of size s in bytes from one node to another is α + s/β where α is the network latency in seconds and β the bandwidth in bytes/sec. Unfortunately, this model fails to capture the behavior of real-world cluster interconnects using TCP and popular MPI implementations. For instance, a message under 1 KB fits within an IP frame, in which case the achieved data transfer rate is higher than for larger messages. Also, MPI implementations for MPI_Send() typically switch from buffered to synchronous mode above a certain message size. Figure 4 shows communication time vs. message size, using a logarithmic scale for both axes. We display three sets of SMPI results. The results "Default Affine" are obtained for an affine model calibrated on the cluster using the time to send a 1-byte message for the latency and the maximum achievable bandwidth using the TCP/IP protocol. This is the standard method for instantiating the affine model, and corresponds to the approach taken by many MPI simulators. The "Best-
We have reimplemented the trace replay mechanism directly within SMPI, instead of on top of the MSG API. This rewriting leads to many beneficial changes. First, it simplifies the way actions, i.e., events stored in the trace are passed to the simulation kernel. To illustrate this, we show the evolution of the implementation of the action that corresponds to an MPI_Send call. The format of this action is <id> send <dst_id> <volume>. Figure 5 shows the implementation of the send action in the framework proposed in [4] The underlying principle there is to create a mailbox named after the ids of the sender and receiver processes, create a task that corresponds to the communication of a message, and then send this task into that mailbox. A matching action on the receiver side, will read the contents of the mailbox and execute the task. It actually starts the simulated communication. However, this implementation does not reflect some the MPI specifics, especially for small messages. Indeed, when the message is smaller than 64KB, the eager mode is activated. This means that the sender does not have to wait for the receiver to allocate memory and directly copies the data remotely. We tried to model that by using an asynchronous send for such small messages. However, it is not what is actually implemented by most MPI runtimes.
Through the analyze of execution traces, we found that an MPI_send for small messages actually acts in a sort of "detached" way. From the application point of view, the send corresponds to the time of a copy of the data in the memory. Moreover, if the receive is issued after the send, the data is already stored in memory. There again, the application then only sees the duration of a memory copy. Modeling this particular behavior has already been done in SMPI. Doing the same in our initial trace replay tool would have been redundant, error prone, and difficult with the MSG API. Redundant as it implies to develop equivalents of MPI routines that already exists in SMPI, error prone and difficult as we would have to rely on a programming interface that has not been designed to simulate parallel MPI applications. Using MSG means to rethink complex mechanisms such as buffering or RDMA in terms of processors putting tasks in mailboxes. On the contrary, the new implementation allows us to benefit of all the complex optimizations already offered and validated by SMPI in a seamless way. Figure 6 shows the implementation of the send action that uses the SMPI internal API: The second main change implied by this rewriting is the user view of the replay framework. In the former version everything was exposed to the user. Everything is now embedded and replaying a Time-Independent Trace with SimGrid simply amounts to run the following program. This code, that initializes some data structures, loads a trace, and destroys the data structures, is considered as a regular SMPI program. Then it is compiled with the smpicc wrapper and launched thanks to the smpirun command (see [8] for details), as follow smpirun -np 8 -hostfile hostfile \ -platform platform.xml \ ./smpi_replay trace_description where np and hostfile are classical parameters of mpirun. In addition, SMPI requires a description of the simulated platform, given in the platform.xml file. Our replay tool needs a single parameter, i.e., a file that lists the names of the trace files to associate to each process. If this file contains a single entry, all the processes will look for the actions they have to perform into the same trace. Otherwise, each process parses actions for its own trace file.
The last important change is about the format of the recv action. To keep our implementation as simple as possible, we had to add the message size to the parameters of this action. As we were already able to track this information in the traces produced by TAU, it required only a small modification of the existing extraction script to output the missing information.
D. Cache-Aware Calibration Step
As mentioned in Section II-C, the first implementation of our framework relied on small instances, typically a Class A instance executed on 4 processes for the NAS Parallel Benchmark suite, to calibrate the instruction rate of the simulated platform. The rationale was to limit the number of resources and the time needed to do the calibration as much as possible. Experiments shown that while using only as few resources as four cores did not raise any issue, limiting the calibration to a small problem size did hide some important phenomena.
In the particular case of the LU factorization, as soon as the share of the matrix owned by each process exceeds the capacity of the L2 cache, the performance drops, with a direct impact on the instruction rate. To circumvent this issue, we propose to complete our calibration procedure, when it is needed, with runs on larger problem sizes but on the same number of resources. In practical terms, we run the B-4 and C-4 instances in addition to the A-4 instance, and thus determine three different instruction rates, one per studied class. Then, depending on whether the current instance handles data that fit in the L2 cache or not, we use the rate coming from the A-4 calibration or the one that corresponds to the instance class.
Note that the use of this cache-aware calibration is mandatory only for the bordereau cluster whose L2 cache is small (1MB per core only). On the graphene cluster that has a L2 cache of 2MB per core, all the instances do fit in cache. Calibrating the simulator with a run of the A-4 instance is then enough.
Determining which calibration method has to be used is currently done manually. However, automating this process is possible thanks to a static analysis of the target application. Moreover a conservative approach consisting in running different problem sizes on a small number of processes is affordable.
IV. IMPACT OF THE MODIFICATIONS
Here we evaluate the impact of the modifications detailed in the previous section on the issues identified in Section II.
A. Instrumentation Time Overhead
Two of the proposed modifications have an impact on the overhead implied by the instrumentation of the application. Applying the -O3 optimization flag transforms the source code and reduces the execution time of both non-instrumented and instrumented versions of the application. Reducing the instrumentation to its minimum will reduce its intrusiveness and thus hinder its impact. Even though these two modifications are straightforward, they are nonetheless useful and mandatory, as demonstrated in the following sections. 
Execution times
Execution times as in [4] after modifications Orig.
Instr Table I shows the evolution of the execution times of the original application and its instrumented version between the first implementation presented in [4] and the current one that implements both modifications. Note that the performance achieved by the current implementation may also be impacted by an update of TAU from version 2.18.3 to version 2.21.1. First, we can note a clear reduction of the execution times of both non instrumented and instrumented versions, coming mainly from the -O3 optimization flag. While simple, this optimization is important as it shortens the overall acquisition time of traces. This gain will become even more interesting for larger problem sizes. If we focus on the evolution of the instrumentation overhead, shown by Figure 7 , we see that the impact of the proposed modifications is not stable.
This overhead actually increases for two instances (B-8 and C-16) and no clear evolution trend can be found. However, the gain is the most significant for instances that were the most impacted by the instrumentation (mainly the B-64 instance). Then it justifies the introduction of this modifications. Over the complete set of instances, the instrumentation overhead now ranges from 1.9% to 30% while it was ranging from 4.1% to 39.5% as mentioned in Section II. The average gain on execution time overhead is 2.6%. As before, we complete the study on the impact of the proposed modification with results obtained on a more recent compute cluster. We ran experiments with the same initial settings on the graphene cluster, whose results are shown by Table II and Figure 8 . 
Instr As on the bordereau cluster, the use of the -O3 flag has a direct positive impact on the execution time of the application. But the reduction of the instrumentation overhead is more important there. With the first implementation of our framework, the overhead goes from 9.8% to 37.9%, which is consistent with the experiments on the bordereau cluster. The proposed modifications make the overhead range shrink to [0.7% -27.1%]. More interestingly, we can see a stable growth of this overhead as the number of processes increases. As on the bordereau cluster, the improvement is smaller for large number of processes, but remains significant. 
B. Impact of Instrumentation on Hardware Counters Values
To measure the impact of the proposed modifications, i.e., applying the -O3 optimization flag and minimizing the intrusiveness of the instrumentation, on the discrepancy of the measured number of instructions, we made the same experiments as in Section II-B. Figure 9 shows the results obtained on the bordereau cluster. For most instances, the discrepancy is greatly reduced. Except for the B-64 instance, all are now under 6% while they were around 10-13% before. Moreover, we now see the same evolution as in Figure 2 even on the bordereau cluster. This means that the discrepancy now becomes really significant only when the amount of data handled by each process is small. Nevertheless, for the B-64 instance, there is still a significant reduction from 16% to 12% for the worst difference of measurement between both versions.
These results are confirmed on the more recent graphene cluster, as shown by Figure 10 . The discrepancy is reduced by at least 5% for all instances, most of them being even close to zero. The modifications accentuate the discrepancy increase caused by the evolution of the number of processes. But as for the overhead in terms of execution time, instances such as B-128 are not representative of typical executions of parallel applications. Indeed, the benefit of distributing the computation comes to its limits for such instances, with too few data to compute on for each process. Consequently results for these instances are less significant than for instances with a better balance of the computation over communication ratio.
These experiments clearly show the benefits of the proposed modifications on the quality of the instrumentation. We expect it to contribute to the improvement of the accuracy of the simulated execution, studied in the next section, once combined to a better calibration and a change of simulation back-end.
C. Accuracy of the Simulated Execution
In this last set of experiments we combine all the proposed modifications. We rely on the compiler optimization flag, the minimal instrumentation, and the cache-aware calibration method to improve the quality of the simulation of the compute part of the application. For the communication part, we benefit of the quality of the underlying SMPI layer that provides better estimations for the point-to-point communication of small messages and a tuned piece-wise linear network model. Figure 11 shows the impact of the whole set of modifications on the accuracy of the simulated executions of the LU factorization. These results, obtained on the bordereau cluster, have to be compared to those presented by Figure 3 .
The first outcome is a drastic reduction of the inaccuracy. With our initial implementation, the relative error linearly increased from -2.7% to 38.9% for Class B and from -15.8% to 32.5% for Class C. Now, the error varies between -9.5% and 11.5% for Class B and between -6.1% and 8.1% for Class C. Moreover, the linear increase of the error along with the number of processes, that indicated a bad simulation of the communication part, disappeared. We even note an opposite trend for Class B. This can be explained by the fact that SMPI does not model the time to copy data in memory in the MPI_Send function yet. This leads to a slight underestimation of the simulation time that increases as more small messages are exchanged for large numbers of processes. This phenomenon is well identified and will soon be addressed. Figure 12 shows the relative error achieved under the same experimental conditions on the graphene cluster. As on the bordereau cluster, the error is in a narrow interval ranging from -11.4% and -2%. Results for Class B are even more stable. Again the underestimation of the simulated time should be compensated by taking memory copy into account.
While narrowing the inaccuracy range is a good result in itself, the more important result shown by Figures 11 and 12 is the greater stability of this relative error. Indeed, the strong linear increase highlighted by Figure 3 prevented us to use our framework for its main objective, i.e., predicting the execution time of any instance of a given application within a certain confidence interval.
The results presented in this section are not perfect yet, as some fluctuations or linear trends are still there, but there are a great improvement towards an accurate and trustworthy performance prediction tool. The reduction of around 10% of the overall inaccuracy allowed by the proposed modifications may sound common in the domain of trace-based simulation. But in our case, recall that we deal with time-independent traces that are based only on volumes and totally oblivious to both acquisition and replay platforms. For such traces a good accuracy is then harder to achieve. These results show that the more flexible approach offered by time-independent traces becomes a sound alternative for prediction only thanks to these modifications. Some issues still have to be addressed, but most of them have been identified. Finally the factorization of the code, and thus of the efforts with those made on the SMPI project will help to improve the quality of our TimeIndependent Trace replay tool.
V. RELATED WORK
The off-line simulation of MPI application has been used extensively, as shown by the number of trace-based simulators described in the literature since 2009 [9] , [10] , [11] , [12] , [13] .
The typical approach is to decompose the trace in time intervals delimited by the MPI communication operations. The application is thus seen as a succession of computation and communications steps. Most of the existing tools then simply replace the computations by the measured delays. The performance differential between the platform used to obtain the trace and the target platform can be taken into account, but usually using a simple scaling [10] , [11] , [13] . Network communications are simulated based on the communication events recorded in the trace and on a simulation model of the network. As for computation, most of the tools adopt simplistic network models. The most common simplifications are to ignore network contention because it is known to be costly to simulate [14] , and use monolithic performance models of collective communications rather than simulating them as sets of point-to-point communications [10] , [15] . Exception is the MPI-NetSim on-line simulator [16] , which relies on a slow packet-level discrete event network simulator.
VI. CONCLUSION AND FUTURE WORK
Simulation is a popular approach to obtain objective performance indicators platforms that are not at one's disposal. It may help the dimensioning of compute clusters in large computing centers. In [4] , we proposed a new approach for the off-line simulation of MPI applications. Instead of relying on logs of execution that associate an event to a time-stamp, we use Time-Independent Traces as an input of our simulator. These traces contain only information about volumes of computation and communications. This allows us to decouple the acquisition process from the replay of the trace. Heterogeneous and distributed platforms can then be used to get traces without impacting the quality of the simulation, which is not possible with any other tool. Our simulator is built on top of the SIMGrid toolkit and thus benefits of its fast, scalable, and validated simulation kernel. We also rely on a well established tracing tool, TAU, in the acquisition process.
In this paper, we identified several issues, i.e., an instrumentation time overhead, a discrepancy of the measured number of instructions, a calibration method that ignores some cache related effects, and an improvable simulation back-end, related to the first implementation of this tool. These issues lead to inaccurate and unstable simulated times and prevent a use for performance prediction within a confidence interval. We proposed several modifications of our framework to address these different issues and evaluated their respective impact. While not perfect, the resulting implementation is far more accurate and stable than the previous one, and becomes a good candidate to predict the performance of MPI applications on platforms that are not available.
This Time-Independent Trace replay framework is freely distributed as part the SIMGrid project under the LGPL license. It can be downloaded from http://simgrid.gforge.inria. fr/download.php. The implementation described in this article has been released in the version 3.8 of SIMGrid. Moreover, the process to acquire a Time-Independent Trace has been fully described in [17] .
As future work, we plan to implement the missing feature to model the time taken in sends and receives to copy data in memory in the eager mode of MPI. We also aim at improving our calibration method to automatically take cache usage into account and better estimate the instruction rate used by the simulator. Finally, we would like to assess the performance of the proposed approach on an MPI application used in production.
